



		Memory cell array		(Column number)
		0	511 512	527
Block 0	Page 0	Data area (512 Bites)		Redundancy area (16 Bites)
	Page 1			
	⋮			
	Page 31	NU		
Block 1	Page 0			
	Page 1			
	⋮			
	Page 31			
⋮	⋮	⋮	⋮	
Block X	Page 0			
	Page 1			
	⋮			
	Page 31			

FIG. 1 (PRIOR ART)






FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10






FIG. 11









FIG. 14






FIG. 16







FIG. 17










FIG. 21




FIG. 22

